Akimoto, Kanagawa
Ichirou Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20130170636 | PRIVATE BRANCH EXCHANGE, VOICE QUALITY ADJUSTMENT METHOD, AND NON-TRANSITORY COMPUTER-READABLE MEDIUM STORING VOICE QUALITY ADJUSTING PROGRAM - Provided is a private branch exchange capable of independently adjusting call voice level and call quality according to a connection type of a communication line or a telephone. The private branch exchange includes an audio quality characteristic configuration DB ( | 07-04-2013 |
Jun Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100221629 | FUEL CELL SYSTEM - A fuel cell system including a PEFC stack in an inner space of a housing includes a sheathed heater, arranged in the inner space, for heating the inner space; the sheathed heater is placed on a bottom face side of the inner space of the housing, while a gap is provided between the bottom face and the sheathed heater; a mounting plate for mounting an inner device including the PEFC stack is provided in the inner space of the housing; and the sheathed heater is arranged between the mounting plate and the bottom face of the inner space of the housing. | 09-02-2010 |
Kengo Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20080203501 | SEMICONDUCTOR DEVICE - A semiconductor device with higher reliability and a manufacturing method thereof are provided. The semiconductor device includes a semiconductor layer overlapping with a gate electrode and having an impurity region outside a region which overlaps with the gate electrode; a first conductive layer which is provided on a side provided with the gate electrode of the semiconductor layer and partially in contact with the impurity region; an insulating layer provided over the gate electrode and the first conductive layer; and a second conductive layer which is formed in the insulating layer and in contact with the first conductive layer through an opening at least part of which overlaps with the first conductive layer. | 08-28-2008 |
20090042326 | DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME - According to one aspect of the present invention, a laminated structure of conductive transparent oxide layers containing silicon or silicon oxide is applied as an electrode on the side of injecting a hole (a hole injection electrode; an anode) instead of the conventional conductive transparent oxide layer such as ITO. In addition, according to another aspect of the invention, a laminated structure of conductive transparent oxide layers containing silicon or silicon oxide, each of which content is different, is applied as a hole injection electrode. Preferably, silicon or a silicon oxide concentration of the conductive layer on the side where it is connected to a TFT ranges from 1 atomic % to 6 atomic % and a silicon or silicon oxide concentration on the side of a layer containing an organic compound ranges from 7 atomic % to 15 atomic %. | 02-12-2009 |
20100190857 | LIPID-IMPROVING AGENT AND COMPOSITION CONTAINING LIPID-IMPROVING AGENT - A lipid-improving agent containing a triglyceride(s) where a poly-unsaturated fatty acid is bonded to 2-position of a triglyceride(s). | 07-29-2010 |
Miki Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20140094565 | METHOD FOR PRODUCING SILOXANE OLIGOMERS - [Subject] The object of the present invention is to provide a method for producing siloxane oligomers which contain a small amount of ring form and have a high molecular weight. | 04-03-2014 |
Mikio Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20090114117 | Leveling agent and water-based floor-polishing composition comprising the leveling agent - A leveling agent for water-based floor polishes which contains a nonionic surfactant, characterized in that the nonionic surfactant is at least one member selected from the group consisting of compounds represented by the general formula (1): R | 05-07-2009 |
Munekazu Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100181004 | HOLOGRAM PATTERN FORMING METHOD, METHOD FOR MANUFACTURING FILM HAVING HOLOGRAM PATTERN, LAMINATE FILM AND CONTAINER - There is provided a hologram pattern forming method and a method for manufacturing film having hologram pattern which enable to reduce a manufacturing cost for forming the hologram pattern, while suppressing a cost of a mother die. | 07-22-2010 |
20100221645 | FILM HAVING HOLOGRAM PATTERN AND CONTAINER HAVING HOLOGRAM PATTERN - There is provided a film having hologram pattern and a container having hologram pattern which prevents the hologram pattern from disappearing by liquid droplets, sebum, and sweat being adhered to the hologram pattern, and in which, the hologram pattern can be checked visually, without selecting a state and a condition of storage, transportation, and arrangement, during a period after manufactured till consumed. The film having hologram pattern of the present invention which is to be used by disposing on an outer surface of an object includes a hologram-pattern forming layer, on one surface of which, a hologram pattern is formed, and a thin-film layer is formed along that shape, on the hologram pattern, and at least one layer which is disposed at an outer side of the hologram-pattern forming layer. | 09-02-2010 |
Nana Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20150023683 | TERMINAL APPARATUS, IMAGE FORMING SYSTEM, AND NON-TRANSITORY COMPUTER READABLE MEDIUM - A terminal apparatus includes a driver. The driver includes a switching unit and has a dedicated mode and a standard mode, the dedicated mode making it possible to use all functions of a predetermined image forming apparatus, the standard mode making it possible to use a function common for plural image forming apparatuses. The switching unit performs switching from the dedicated mode to the standard mode in a case where it is determined that the dedicated mode is inapplicable after the dedicated mode has been started up. | 01-22-2015 |
Shingo Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100221744 | METHOD FOR PREDICTION OF POSTOPERATIVE PROGNOSIS AND DIAGNOSIS KIT - The present invention relates to a method for predicting the postoperative prognosis of a lung adenocarcinoma patient with high sensitivity and/or specificity by identifying a protein with an expression level that specifically varies in a lung adenocarcinoma patient, comprising: step (a) of determining expression levels of myosin IIA and/or vimentin in a biological sample collected from a lung adenocarcinoma patient; and step (b) of predicting or determining a prognosis based on the expression levels of myosin IIA and/or vimentin obtained as a result of determination. | 09-02-2010 |
Tetsuya Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20100007005 | Semiconductor device - A semiconductor device suppresses a magnetic field caused by a current loop formed by a signal wiring and a return path wiring, to reduce transmission loss of a high-speed signal. The semiconductor device includes a signal current path connected from a signal pad to a first external terminal via a first bonding wire and an interposer, and a current return path connected from a second external terminal provided adjacent to the first external terminal to a second pad provided adjacent to the signal pad via the interposer essentially on the same plane. The signal current path and the current return path are positioned so that they intersect with each other, thereby reversing the direction of a loop through which the current flows, and as a result, magnetic fields caused by the current loop formed by the signal current path and the current return path cancel each other. | 01-14-2010 |
20120261840 | SEMICONDUCTOR DEVICE - A semiconductor device includes an interposer, a semiconductor chip mounted on the interposer, a first wiring pattern formed on the interposer, the first wiring pattern including a first contact coupled to a bonding wire from the semiconductor chip and a second contact coupled to an external terminal of the interposer, and a second wiring pattern formed adjacent to the first wiring pattern on the interposer, the second wiring pattern including a third contact coupled to another bonding wire from the semiconductor chip and a fourth contact coupled to another external terminal of the interposer. The first contact is closer to the semiconductor chip than the third contact. | 10-18-2012 |
Yosuke Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110006425 | SEMICONDUCTOR DEVICE - A semiconductor device according to one embodiment includes: a semiconductor substrate; an insulating film provided on the semiconductor substrate and containing a wiring trench; a first catalyst layer provided directly or via another member on side and bottom surfaces of the wiring trench; and a first graphene layer provided in the wiring trench so as to be along the side and bottom surface of the wiring trench, the first graphene layer being provided on the first catalyst layer so as to be in contact with the first catalyst layer. | 01-13-2011 |
20130248915 | SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME - According to one embodiment, a semiconductor light emitting device includes a semiconductor layer, a p-side electrode, an n-side electrode, an insulating film, a p-side interconnection section, an n-side interconnection section, a phosphor layer, and a metal film. The semiconductor layer is formed on a substrate which is then removed. The p-side interconnection section is provided on the insulating film and electrically connected to the p-side electrode. The n-side interconnection section is provided on the insulating film and electrically connected to the n-side electrode. The phosphor layer is provided on the first surface and includes a step portion continued to the side surface of the semiconductor layer. The metal film is provided on the side surface of the semiconductor layer and a side surface of the step portion of the phosphor layer. | 09-26-2013 |
Yousuke Akimoto, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110101528 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME - A semiconductor device according to one embodiment includes: a substrate; a wiring provided above the substrate and including a graphene nanoribbon layer comprising a plurality of laminated graphene nanoribbon sheets; and a wiring connecting member penetrating at least one of the plurality of graphene nanoribbon sheets for connecting the wiring and a conductive member above or below the wiring. | 05-05-2011 |