Kailash
Kailash Ambwani, Menlo Park, CA US
Patent application number | Description | Published |
---|---|---|
20110252327 | METHODS, SYSTEMS, AND USER INTERFACES FOR GRAPHICAL SUMMARIES OF NETWORK ACTIVITIES - In various embodiments, techniques are provided for creating visualizations of network traffic. Such disclosed techniques may be incorporated by or implemented by one or more computing devices, computer systems, embedded systems, application-specific circuitry, or the like, that generate visualizations of network traffic. Network traffic information may be obtained in response to monitoring network traffic associated with a communications network. The network traffic information may include a variety of detailed or summary analysis of network traffic. In general, network traffic may summarized according to applications associated with network traffic. Hierarchies developed based on relationships between application categories, the applications themselves, and users or groups associated with the applications may be used to develop one or more of a variety of visual representations of the network traffic information. | 10-13-2011 |
Kailash Atal, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20150235135 | CREATING EPISODIC MEMORY BASED ON UNSTRUCTURED DATA IN ELECTRONIC DEVICES - A method and system for identifying episodic events in a user's life using an electronic device are provided. The method includes receiving, by the electronic device, unstructured data from at least one data source associated with a user, and identifying at least one episodic event from the unstructured data based on at least one parameter, wherein the at least one parameter is at least one of a casual reasoning, a spatial reasoning, or a temporal reasoning. | 08-20-2015 |
Kailash Dangayach, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20090198011 | POLYMER COMPOSITION CONTAINING FLAME RETARDANT AND PROCESS FOR PRODUCING THE SAME - A flame retardant polymer composition and a process for making the composition are provided. The flame retardant polymer composition is a poly(trimethylene terephthalate) co-polymer containing a trimethylene terephthalate monomer and a phosphorous containing flame retardant monomer. The flame retardant polymer composition is produced by a process in which the trimethylene terephthalate monomer or its precursors and the phosphorous containing flame retardant monomer or its precursors are combined to form the poly(trimethylene terephthalate) co-polymer in one or more pre-polymerization and polymerization steps. | 08-06-2009 |
20120141723 | POLYMER FIBER CONTAINING FLAME RETARDANT, PROCESS FOR PRODUCING THE SAME, AND MATERIAL CONTAINING SUCH FIBERS - The present invention provides a polymer fiber containing a flame retardant. In particular, the invention provides a fiber containing poly(trimethylene terephthalate) and a flame retardant that melts at a temperature of equal to or below 280° C. The present invention also provides a process for producing such a fiber, and a material incorporating such fibers. | 06-07-2012 |
Kailash Digari, Great Noida IN
Patent application number | Description | Published |
---|---|---|
20100097099 | FPGA Having a Direct Routing Structure - A FPGA comprising, a direct interconnect structure for providing selective data routing without stressing the general-purpose routing resources and enabling high rate of data exchange within the FPGA. At least two IP cores are connected to each other through said direct interconnect structure for enabling simultaneous data interaction among the ports of said IP cores and for providing configurable bus width routing between said IP cores, and a plurality of logic blocks connected to said IP cores through said direct interconnect structure for enabling simultaneous data routing among said IP cores and said plurality of logic blocks. | 04-22-2010 |
Kailash Digari, Greater Noida IN
Patent application number | Description | Published |
---|---|---|
20080258764 | Interconnect Structure Enabling Indirect Routing in Programmable Logic - An interconnect structure enables indirect routing in programmable logic. The structure includes a domain comprising a plurality of routing lines and an input line connected to a first routing line in the domain. A switch box is connected to the first routing line and is configured to indirectly connect the input line to the other routing lines in the domain. In some embodiments a domain includes programmable switches that are configured to connect a routing line of one domain to any routing line of the other domains. | 10-23-2008 |
Kailash Khairnar, Leixlip IE
Patent application number | Description | Published |
---|---|---|
20150243356 | HIGH THROUGHPUT PROGRAMMING SYSTEM AND METHOD FOR A PHASE CHANGE NON-VOLATILE MEMORY DEVICE - A phase change non-volatile memory device has a memory array with a plurality of memory cells arranged in rows and columns, a column decoder and a row decoder designed to select columns, and, respectively, rows of the memory array during operations of programming of corresponding memory cells. A control logic, coupled to the column decoder and the row decoder, is designed to execute a sequential programming command, to control the column decoder and row decoder to select one column of the memory array and execute sequential programming operations on a desired block of memory cells belonging to contiguous selected rows of the selected column. | 08-27-2015 |
Kailash Khairnar, Catania IT
Patent application number | Description | Published |
---|---|---|
20130229864 | DRIVING STAGE FOR PHASE CHANGE NON-VOLATILE MEMORY DEVICES PROVIDED WITH AUTO-CALIBRATION FEATURE - A driving stage for a phase change non-volatile memory device may include an output driving unit, which supplies an output driving current during programming of a memory cell, a driving-control unit, which receives an input current and generates a first control signal for controlling supply of the output driving current in such a way that a value thereof has a desired relation with the input current, and a level-shifter element, which carries out a level shift of a voltage of the first control signal for supplying to the output driving unit a second control signal, having a voltage value that is increased with respect to, and is a function of, the first control signal. A calibration unit may carry out an operation of updating of the value of a shift voltage across the level-shifter element, as the value of the input current varies. | 09-05-2013 |
Kailash Khairnar, County Of Kildare IE
Patent application number | Description | Published |
---|---|---|
20150212881 | ERROR CORRECTION IN MEMORY DEVICES BY MULTIPLE READINGS WITH DIFFERENT REFERENCES - A memory device may include memory cells. The method may include receiving a request of reading a selected data word associated with a selected code word stored with an error correction code, and reading a first code word representing a first version of the selected code word by comparing a state of each selected memory cell with a first reference. The method may include verifying the first code word, setting the selected code word according to the first code word in response to a positive verification, reading at least one second code word representing a second version of the selected code word, verifying the second code word, and setting the selected code word according to the second code word in response to a negative verification of the first code word and to a positive verification of the second code word. | 07-30-2015 |
Kailash Mishra, Chelmsford, MA US
Patent application number | Description | Published |
---|---|---|
20130001597 | Lighting Device Having a Color Tunable Wavelength Converter - There is herein described a lighting device including at least one LED and a wavelength converter. The wavelength converter includes a supporting plate, a plurality of first host sites and a plurality of second host site. The supporting plate is disposed over the LED. The plurality of the first host sites is disposed directly on a surface of the supporting plate. Each of the plurality of first host sites consists essentially of a first matrix and a plurality of first quantum dots dispersed in the first matrix. The first quantum dots have a first common emission peak wavelength. The plurality of the second host sites is disposed directly on the surface of the supporting plate. Each of the plurality of second host sites consists essentially of a second matrix and a plurality of second quantum dots dispersed in the second matrix. The second quantum dots have a second common emission peak wavelength. The second common emission peak wavelength is different from the first common emission peak wavelength. | 01-03-2013 |