Kularatna
Aluthwela Domingo Vithanage Nihal Kularatna, Hamilton NZ
Patent application number | Description | Published |
---|---|---|
20140340807 | POWER AND TELECOMMUNICATIONS SURGE PROTECTION APPARATUS - The invention provides a power surge protection apparatus which includes at least one large capacitor used within a surge protection circuit associated with an electrical load to be protected. This large capacitor or capacitors are arranged to divert and store at least a portion of the energy present in a transient voltage surge to prevent or mitigate damage to the protected electrical load. In preferred embodiments the invention uses large capacitors in the form of electrical double layer capacitors. | 11-20-2014 |
Nihal Kularatna, Auckland NZ
Patent application number | Description | Published |
---|---|---|
20100156369 | HIGH CURRENT VOLTAGE REGULATOR - A linear voltage regulator which includes on its input side an array of switched super capacitors for increasing the overall efficiency between the power source and the load. This apparatus is capable of delivering currents typically from milliamperes to greater than several amperes at very low switching frequencies, hence effectively reducing noise. In addition by using capacitors rather than resistors or transistor devices to drop voltage on the input side, efficiency is enhanced. The array of capacitors is switched by simple analog circuitry or a switching logic with or without a processor subsystem and the capacitors themselves are of the super capacitor type, thus providing very high capacitance, and are effectively series connected during certain phases of operation with the input terminal of the conventional linear voltage regulator portion of the apparatus. Energy stored in the super capacitors during the various phases of operation is reused to improve efficiency. | 06-24-2010 |
Nihal Aluthwela Domingo Vithanage Kularatna, Hamilton NZ
Patent application number | Description | Published |
---|---|---|
20110038186 | DIGITAL CONTROL FOR CONTROLLING AND LINEARIZING AN AC IMPEDANCE - An apparatus for regulating AC power of a power source in a power circuit is provided. The apparatus includes a full-wave bridge rectifier, a power transistor array, and a controller. The full-wave bridge rectifier is configured to receive an AC input put from the power source. The power transistor array is connected to the full-wave bridge rectifier. The power transistor array is configured to receive the AC input from the full-wave bridge rectifier and to generate an AC signal. The power transistor array may include only a single transistor or a plurality of transistors connected in series, for example. The controller is connected to the power transistor array. The controller is configured to receive the AC signal from the power transistor array, or the output of the AC regulator in some embodiments, and to determine a correction output to send to the power transistor array to control an AC impedance of the power circuit to generate an AC output. | 02-17-2011 |
Ranasinghe Hewage Prasad Kularatna, Kandy LK
Patent application number | Description | Published |
---|---|---|
20130032260 | DEPLOYMENT KIT - A kit for covering a load ( | 02-07-2013 |
20140230976 | CARGO PALLET COVER - A cargo pallet cover ( | 08-21-2014 |
20150013275 | DEPLOYMENT KIT - A kit for covering a load ( | 01-15-2015 |
Shavantha Kularatna, Flower Mound, TX US
Patent application number | Description | Published |
---|---|---|
20150091643 | Using Fractional Delay Computations to Improve Intermodulation Performance - Enhancing the intermodulation performance of an RF power amplifier by determining a coarse time delay represented by an integer T1; determining a reference point for a transmitted signal waveform of the RF power amplifier; shifting the waveform by a set of offsets comprising a plurality of non-integer fractional steps from (T1−Xd) to (T1+Xd) where T1 is the integer and Xd is a non-integer fractional step size value for defining fractional steps about the integer T1 such that the non-integer fractional steps progress in a positive direction as well as a negative direction; correlating the transmitted signal waveform with a feedback signal waveform to obtain a respective correlation value for each of corresponding fractional steps; obtaining an accurate fractional delay value by selecting a fractional step having a highest respective correlation value; applying the obtained correct fractional delay value to the transmitted signal waveform to provide a compensated transmitted signal waveform, and combining the compensated transmitted signal waveform with the feedback signal waveform to reduce at least one intermodulation product of the RF power amplifier. | 04-02-2015 |