Pascucci
Alberto Luis Pascucci, Buenos Aires AR
Patent application number | Description | Published |
---|---|---|
20110100288 | ULTRAVIOLET RISK INDICATOR - An ultraviolet risk indicator instrument comprising a dial and a shadow projection device on it, the dial having colored areas that indicate different UV risks, defined by lines of declination (solstices and equinoxes) and solar hour lines calculated based on the transformation of the Hour Coordinates of the Sun (Hour Angle and Declination) in a 3D Cartesian Coordinate System, whose origin is the tip of the shadow projection device (being a polar style parallel to the rotation axis of the Earth, or a straight style perpendicular to the dial plane) using matrix calculations to produce the necessary rotations of the system, taking into account the latitude of the place, the declination and inclination of the dial. The style may be a rod or a triangular shape. The tip of the style is the focus or point of view of a gnomonic projection, where the Sun is the “point” of space to be projected, the dial is the projection plane and the projected point is the shadow point, whose coordinates (x,y) in the dial plane are calculated. Hour lines for local solar time in the dial are calculated, converging to the intersection of a polar style with the dial, the lines of declination of solstices and equinoxes and the position on the dial plane of the shadow cast by the tip of the style. The shadow point moves according to the annual and diurnal variation of the altitude of the Sun crossing different sectors of the dial. | 05-05-2011 |
Antonio Pascucci, Seefeld DE
Patent application number | Description | Published |
---|---|---|
20080290821 | Electric Circuit for Individually Controlling Light-Emitting Elements and Optoelectronic Device - The present invention relates to an electric circuit. The electric circuit comprises at least six light-emitting elements and at least three switching networks for individually controlling the light-emitting elements. Each switching network is connected with at least four light-emitting elements. The at least three switching networks are connected with each other by parallel connections of respective two of the at least six light-emitting elements. The respective two light-emitting elements have opposite current blocking directions. | 11-27-2008 |
20080291469 | Optoelectronic Device and Resilient Member Therefor - The present invention relates to an optoelectronic device for determining relative movements or relative positions of two objects, comprising a first object fixed relative to a frame of the device; a second object mounted in spaced relation to the first object and adapted for movement relative thereto; and at least one measuring cell for determining movement or displacement of the second object relative to the first object. The present invention provides a resilient member arranged between the first object and the second object for dampening relative movements, wherein the resilient member substantially surrounds the at least one measuring cell. | 11-27-2008 |
20100164873 | Optoelectronic Device for Determining Relative Movements or Relative Positions of Two Objects - The present invention relates to an optoelectronic device ( | 07-01-2010 |
20100171704 | Optoelectronic Device for Determining Relative Movements or Relative Positions of Two Objects - The present invention relates to an optoelectronic device for determining relative movements or relative positions of two objects, comprising a first object fixed relative to a frame of the device; a second object mounted in spaced relation to the first object and adapted for movement relative thereto; and a plurality of measuring cells for determining movement or displacement of the second object relative to the first object. Each measuring cell comprises a light-emitting element and a detector for detecting light from the light-emitting element. The invention provides a light shield for the optoelectronic device, the light shield comprising a plurality of channels which together define a non-planar or three-dimensional array of light beam paths between the first and second objects of the optoelectronic device. | 07-08-2010 |
Luigi Pascucci, Sesto San Giovanni IT
Patent application number | Description | Published |
---|---|---|
20090180328 | Method for Accessing in Reading, Writing and Programming to a NAND Non-Volatile Memory Electronic Device Monolithically Integrated on Semiconductor - A method for accessing, in reading, programming, and erasing a semiconductor-integrated non-volatile memory device of the Flash EEPROM type with a NAND architecture having at least one memory matrix organized in rows or word lines and columns or bit lines, and wherein, for the memory, a plurality of additional address pins are provided. The method provides both an access protocol of the asynchronous type and a protocol of the extended type allowing to address, directly and in parallel, a memory extended portion by loading an address register associated with the additional pins in two successive clock pulses. A third multi-sequential access mode and a parallel additional bus referring to the additional address pins are also provided to allow a double addressing mode, sequential and in parallel. | 07-16-2009 |
20090256248 | CONFIGURATION TERMINAL FOR INTEGRATED DEVICES AND METHOD FOR CONFIGURING AN INTEGRATED DEVICE - A configuration terminal for integrated devices includes a first and a second portion structurally independent and connected to respective first and second terminals and it has at least one contact terminal suitable to be selectively connected to such first and second terminals. Also a method configures an integrated device that includes a plurality of address pads and respective supply pins. The method includes: realizing at least one configuration terminal having a first and a second portion structurally independent and connected to at least one contact terminal; providing the contact of such first and second portions with respective terminals; and configuring the device by a short-circuiting of the contact terminal with at least one of said terminals. | 10-15-2009 |
20100213529 | SEMICONDUCTOR FIELD-EFFECT TRANSISTOR, MEMORY CELL AND MEMORY DEVICE - Semiconductor device formed by a first conductive strip of semiconductor material; a control gate region of semiconductor material, facing a channel portion of the first conductive strip, and an insulation region arranged between the first conductive strip and the control gate region. The first conductive strip includes a conduction line having a first conductivity type and a control line having a second conductivity type, arranged adjacent and in electrical contact with each other, and the conduction line forms the channel portion, a first conduction portion and a second conduction portion arranged on opposite sides of the channel portion. | 08-26-2010 |
20140302649 | Semiconductor Field-Effect Transistor, Memory Cell and Memory Device - Semiconductor device formed by a first conductive strip of semiconductor material; a control gate region of semiconductor material, facing a channel portion of the first conductive strip, and an insulation region arranged between the first conductive strip and the control gate region. The first conductive strip includes a conduction line having a first conductivity type and a control line having a second conductivity type, arranged adjacent and in electrical contact with each other, and the conduction line forms the channel portion, a first conduction portion and a second conduction portion arranged on opposite sides of the channel portion. | 10-09-2014 |
20140347930 | NON-VOLATIVE ELECTRONIC MEMORY DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR - A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of memory cells. At least one row or word line of a given physical sector is electrically connected to at least one row or word line of an adjacent physical sector to form a single logic sector being erasable, with the source terminals of the corresponding cells of the pair of connected rows referring to a same selection line of a source line. | 11-27-2014 |
Luigi Pascucci, Sesto San Giovanni (mi) IT
Patent application number | Description | Published |
---|---|---|
20110286269 | Non-Volatile Electronic Memory Device With NAND Structure Being Monolithically Integrated On Semiconductor - A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of memory cells. At least one row or word line of a given physical sector is electrically connected to at least one row or word line of an adjacent physical sector to form a single logic sector being erasable, with the source terminals of the corresponding cells of the pair of connected rows referring to a same selection line of a source line. | 11-24-2011 |
Marina R. Pascucci, Worcester, MA US
Patent application number | Description | Published |
---|---|---|
20100025896 | Polycrystalline Alumina Articles and Methods of Manufacture - Polycrystalline alumina and methods for manufacturing polycrystalline alumina exhibiting improved transmission in the infrared region. In one embodiment, polycrystalline alumina articles are formed by providing a powder of substantially alpha phase alumina having a grain size of up to about 1 μm, dispersing the powder in a liquid to form a slurry comprising powdered solids and liquid, removing excess of the liquid from the slurry to form a body, heating the body to provide a densified body, hot isostatically pressing the densified body under conditions to provide an article having a density of at least about 99.9% of theoretical density, and optionally annealing the article, wherein one or more of the annealing or heating are performed in an inert, dry gas. | 02-04-2010 |
Michael Pascucci, Las Vegas, NV US
Patent application number | Description | Published |
---|---|---|
20110117988 | WAGERING GAME WITH RANDOMLY AWARDED FEATURE GAME ATTRIBUTES - Disclosed are games, gaming machines, gaming systems and methods including a feature game having attributes at least partially determined by one or more random outcomes of an attribute determination game played prior to the play of the feature game itself. | 05-19-2011 |
Paolo Pascucci, Foligno (pg) IT
Patent application number | Description | Published |
---|---|---|
20150151138 | IRRADIATION DEVICE OF A PASTE-TYPE COMPOSITION - It is described an irradiation device ( | 06-04-2015 |
Ralph A. Pascucci, Saratoga Springs, NY US
Patent application number | Description | Published |
---|---|---|
20080295757 | FLOATATION APPARATUS AND METHODS FOR PROVIDING A FLOATATION APPARATUS - A floatation apparatus attachable to an outrigger extending from a side of a boat such as a shell for rowing includes a buoyant member, and at least one releasably attachable member operably attachable to the buoyant member for releasably attaching the floatation apparatus to the outrigger so that the buoyant member is spaced-apart from the surface of the water when the boat is orientated upright. In one embodiment, the buoyant member is a generally triangular-shaped planar member receivable between a triangular-shaped opening defined by a plurality of elongated members of the outrigger and the side of the boat. Also disclosed are methods for aiding a rower of a boat in the event that the boat capsizes, and methods for inhibiting capsizing of a rowing boat having at least one outrigger extending from each side of the rowing boat for supporting a plurality of oarlocks. | 12-04-2008 |
Valerio Pascucci, Salt Lake City, UT US
Patent application number | Description | Published |
---|---|---|
20090287702 | HIGH PERFORMANCE DATA LAYOUT AND PROCESSING - A method, a system, and a computer-readable medium are provided which provide an efficient data layout for image data and fast access to samples of an image stored in hierarchical z-order format. An array of image data of a physical entity is ordered in a hierarchical z-order at a computing device. Data blocks are created from the array ordered based on the hierarchical z-order. Data files containing a predetermined number of successive data blocks are created from the created data blocks. A directory structure is created in a file system of a second computing device based on the hierarchical z-order. The created data files are stored in the created directory structure based on the hierarchical z-order. | 11-19-2009 |
20120105469 | RAPID, INTERACTIVE EDITING OF MASSIVE IMAGERY DATA - A method, a system, and a computer-readable medium are provided which provide interactive editing of image data. Image data is sampled, by a computing device, at a first resolution. The first resolution is lower than a full resolution of the image data. Gradients for the sampled image data are calculated by the computing device. The computing device solves a system equation for color pixel data for each pixel of the sampled image data using the sampled image data and the calculated gradients. The computing device controls a display of the color pixel data on a display. | 05-03-2012 |
20140002485 | SEAM PROCESSING FOR PANORAMA WEAVING | 01-02-2014 |
20140002488 | SEAM NETWORK PROCESSING FOR PANORAMA WEAVING | 01-02-2014 |
Vincent Corona Pascucci, Mechanicsburg, PA US
Patent application number | Description | Published |
---|---|---|
20140165745 | TRANSDUCER FOR AND METHOD OF MEASURING NORMAL FORCE OF A COMPLIANT PIN - A transducer for measuring normal force of a compliant pin includes a fixture having a base. A supporting beam extends from the base. A sensing beam is positioned proximate to the sensing beam and supported at at least one end thereof. The fixture has a slot positioned between the supporting beam and the sensing beam and configured to receive the compliant pin. A strain gauge array is provided on the sensing beam for sensing strain of the sensing beam. The strain of the sensing beam corresponds to normal force imparted on the sensing beam by the compliant pin. The sensing beam is configured to be deformed when the compliant pin is loaded into the slot and the deformation corresponds to strain of the sensing beam configured to be sensed by the strain gauge array. | 06-19-2014 |