Steele, Jr.
Benjamin J. Steele, Jr., Newburgh, NY US
Patent application number | Description | Published |
---|---|---|
20100023373 | SYSTEM FOR ENABLING BOTH A SUBJECTIVE AND AN OBJECTIVE EVALUATION OF SUPPLIER PERFORMANCE - A system to enable a subjective and an objective evaluation of supplier performance is provided and includes a commodity/part/supplier search system, a traceability system, an aggregation system, a survey system, an evaluation system, a scoring system, and an alert system to compare the score with the target performance level of the supplier and, if the score differs from the predicted performance level by a predetermined amount, to alert the supplier of the differential. | 01-28-2010 |
Guy L. Steele, Jr., Burlington, MA US
Patent application number | Description | Published |
---|---|---|
20150120754 | Systems and Methods for Generating Bit Matrices for Hash Functions Using Fast Filtering - A lookup circuit evaluates hash functions that map keys to addresses in lookup tables. The circuit includes multiple hash function sub-circuits, each of which applies a respective hash function to an input key, producing a hash value. Candidate pairs of hash functions to be implemented by the hash function sub-circuits may be generated and tested for suitability in hashing a particular collection of keys. The suitability testing may include computing hash value bit vectors by applying each hash function in a candidate pair to a given key, and determining (using a modified union-find type operation that organizes objects in each set as a directed graph whose root points to itself) whether the resulting hash value bit vectors belong to the same set. The union-find type operation may include a limited distance-from-root test, path compression, or exception handling for special cases, but not a rank test. | 04-30-2015 |
20150121034 | Systems and Methods for Implementing Low-Latency Lookup Circuits Using Multiple Hash Functions - A lookup circuit evaluates hash functions that map keys to addresses in lookup tables. The circuit may include multiple hash function sub-circuits, each of which applies a respective hash function to an input key value, producing a hash value. Each hash function sub-circuit (which may include a programmable hash table) may multiply bit vectors representing key values by a bit matrix and add a constant bit vector to the results. Each hash value may be used to access a location in a lookup table in memory to obtain its contents (e.g., a key and associated data). The circuit may include a selection sub-circuit that selects the data of one of the identified locations as an output of the lookup circuit (e.g., one whose key matches the input key). The circuit may modify obtained data prior to its selection and may output a signal indicating the validity of input keys. | 04-30-2015 |
20150121035 | Systems and Methods for Implementing Low-Latency Lookup Circuits Using Sparse Hash Functions - A lookup circuit evaluates hash functions that map keys to addresses in lookup tables. The circuit may include multiple hash function sub-circuits, each of which applies a respective hash function to an input key value, producing a hash value. Each hash function sub-circuit may multiply bit vectors representing key values by a sparse bit matrix and may add a constant bit vector to the results. The hash function sub-circuits may be constructed using odd-parity circuits that accept as inputs subsets of the bits of the bit vectors representing the key values. The sparse bit matrices may be chosen or generated so that there are at least twice as many 0-bits per row as 1-bits or there is an upper bound on the number of 1-bits per row. Using sparse bit matrices in the hash function sub-circuits may allow the lookup circuit to perform lookup operations with very low latency. | 04-30-2015 |
Guy L. Steele, Jr., Lexington, MA US
Patent application number | Description | Published |
---|---|---|
20140282595 | Systems and Methods for Implementing Work Stealing Using a Configurable Separation of Stealable and Non-Stealable Work Items - A system may perform work stealing using a dynamically configurable separation between stealable and non-stealable work items. The work items may be held in a double-ended queue (deque), and the value of a variable (index) may indicate the position of the last stealable work item or the first non-stealable work item in the deque. A thread may steal a work item only from the portion of another thread's deque that holds stealable items. The owner of a deque may add work items to the deque and may modify the number or percentage of stealable work items, the number or percentage of non-stealable work items, and/or the ratio between stealable and non-stealable work items in the deque during execution. For example, the owner may convert stealable work items to non-stealable work items, or vice versa, in response to changing conditions and/or according to various work-stealing policies. | 09-18-2014 |
20150058595 | Systems and Methods for Implementing Dynamically Configurable Perfect Hash Tables - Hardware circuitry may evaluate minimal perfect hash functions mapping keys to addresses in lookup tables. The circuitry may include primary hash function sub-circuits that apply linear hash functions to input key values (using carry-free arithmetic) to produce primary hash values. Each sub-circuit may multiply bit vectors representing key values by a bit matrix and add a constant bit vector to the result. The circuitry may include a secondary hash function sub-circuit that generates secondary hash values by aggregating values associated with multiple primary hash values using signed, unsigned, or modular integer addition, or bit-wise XOR operations. Secondary hash values may be usable to access data values in the lookup table that are associated with particular input key values. The circuitry may determine the validity of input keys and may alter the configuration or contents of the lookup tables. The hash function sub-circuits may include programmable hash tables. | 02-26-2015 |
20150095277 | DATA-PARALLEL PROBABILISTIC INFERENCE - The present invention relates to a probabilistic programming compiler that (a) generates data-parallel inference code to sample from probability distributions in models provided to the compiler; and (b) utilizes a modular framework to allow addition and removal of inference algorithm information based on which the compiler generates the inference code. For a given model, the described compiler can generate inference code that implements any one or more of the inference algorithms that are available to the compiler. The modular compiler framework utilizes an intermediate representation (IR) that symbolically represents features of probability distributions. The compiler then uses the IR as a basis for emitting inference code to sample from the one or more probability distributions represented in the IR. Further, the compiler produces parallelized inference code that facilitates efficient parallel processing of inference computations in order to take advantage of highly data-parallel architectures, such as GPUs. | 04-02-2015 |
Harvey P. Steele, Jr., Cape Coral, FL US
Patent application number | Description | Published |
---|---|---|
20160128418 | COMBINATION HAT RETENTION DEVICE AND ORNAMENTAL JEWELRY APPARATUS - A hat retention device and ornamental jewelry apparatus is disclosed. The apparatus includes a necklace and a leash formed of a material and design similar or complimentary to the ornamental design of the necklace. First and second connectors are carried on opposite ends of the leash and are selectively attachable to a hat worn on the head of a wearer and to the necklace. The leash functions to maintain the hat in close proximity to the wearer in the event that the hat is separated from the head of the wearer; providing an ornamental appearance complementary to the design of the necklace. | 05-12-2016 |
John Pershing Steele, Jr., Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20090168290 | BATTERY CLIP WTIH INTEGRATED MICROPROCESSOR RESET SWITCH AND METHOD OF OPERATING - Disclosed is a battery clip for resetting an electronic device when one or more batteries are removed from a battery compartment. The battery compartment may be included in, or coupled with, the electronic device. A method of operating the battery clip is also described. | 07-02-2009 |
Richard Kenneth Steele, Jr., Carrollton, TX US
Patent application number | Description | Published |
---|---|---|
20090113113 | METHOD AND APPARATUS FOR SANITIZING OR MODIFYING FLASH MEMORY CHIP DATA - A method and apparatus is provided for individually checking, sanitizing and/or otherwise altering data bits of a plurality of memory chips via one or more processes where the memory chips being processed at any given time may be of different unformatted memory capacities, may be of different memory types, and may have the process started at different times. The method utilizes a computer based program capable of multithreaded operation whereby a new procedure thread is initiated upon a determination by the main program that a given reader port is in recent initial communication with a memory chip. | 04-30-2009 |
Robert R. Steele, Jr., Lapel, IN US
Patent application number | Description | Published |
---|---|---|
20100123439 | Alternator Regulator With Variable Rotor Field Frequency - An alternator comprises a regulator configured to control the electric current to a field coil. The regulator includes a field driver circuit, the field driver circuit configured to deliver the electric current to the field coil at a switching frequency. The regulator further includes a controller configured to vary the switching frequency of the field driver circuit between a plurality of different switching frequencies. The alternator further comprises a sensor configured to detect a predetermined alternator condition, and the controller is configured to adjust the switching frequency of the field driver circuit in response to the sensed predetermined condition such as, for example, a rotor speed, a pulse width from the field driver circuit, an efficiency of the alternator, a temperature within the alternator, a temperature outside of the alternator, or magnetic noise of the alternator. | 05-20-2010 |
20130088205 | VOLTAGE REGULATION SYSTEM AND METHOD - Embodiments of the invention provide an electric machine module including a housing. The module can include an electric machine positioned within the housing. The electric machine can include a field coil and a stator assembly. The module can include a rectifier assembly coupled to the housing and electrically connect to the stator assembly. The rectifier assembly can include at least one output post. A voltage regulator is coupled to the housing and includes at least one field post and a sense post. The voltage regulator is electrically connected to the rectifier assembly. The module can include a remote sense terminal coupled to the housing. A sense switch circuit is electrically coupled to at least the remote sense terminal, the sense post, and the at least one output post. | 04-11-2013 |