Wong, Cupertino
Anthony Yap Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100308899 | Dual-Output Triple-Vdd Charge Pump - A dual-output triple-Vdd charge pump as two pumped outputs that are both pumped to three times the power-supply voltage, 3×Vdd. This pumped output voltage is reduced by two p-channel inner diode drops, to 3×Vdd−2×|Vtp|. A pair of cross-coupled n-channel transistors alternately charge two inner nodes from the power supply. Inner pumping capacitors drive inner nodes between Vdd and 2×Vdd, and the cross-coupling of the gates turns off one of the cross-coupled n-channel transistors when its inner node is being driven high. A p-channel inner diode transistor connects an inner node to an outer node, causing a |Vtp| drop. The outer node is also pumped by an outer pumping capacitor that drives the outer node between 2×Vdd−|Vtp| and 3×Vdd−|Vtp|. A p-channel outer diode transistor conducts from the outer node to the pumped output node, causing another |Vtp| voltage drop. The pumped output voltage is maintained at 3×Vdd−2×|Vtp| by an output capacitor. | 12-09-2010 |
Chiu Ngok E. Wong, Cupertino US
Patent application number | Description | Published |
---|---|---|
20150350334 | METHOD AND APPARATUS FOR INITIATING A HIGH-POWER CONNECTION VIA A LOW-POWER INTERFACE - An apparatus and methods are provided for initiating a network connection between a first device and a second device. While one or more high-power network interfaces of the first device are in a dormant state, the first device communicates with a second device via the first device's low-power network interface. The first device can determine, based on the communication, whether to establish a network connection with the second device via a high-power network interface of the first device. Next, if the first device is to establish the network connection with the second device via the high-power network interface, the device can wake the first high-power network interface and connect to the second device via the first high-power network interface. | 12-03-2015 |
Chun Kin Minor Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130326384 | DISPLAYING LOCATION PREVIEW - A mapping application that provides a graphical user interface (GUI) for displaying information about a location is described. The GUI includes a first display area for displaying different types of media for a selected location on a map. The GUI includes a second display area for displaying different types of information of the selected location. The GUI includes a set of selectable user interface (UI) items, each of which for causing the second display area to display a particular type of information when selected. | 12-05-2013 |
Chun Yu Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140143163 | USER CHARACTERISTICS-BASED SPONSORED JOB POSTINGS - A system may include a network interface, a user interface, and a recommendation engine. The user interface may be configured to receive a job characteristic of a job profile of a job posted to the social network and a job bid from an entity related to job to the social network. The recommendation engine may be configured to determine an aggregate job score for the user based on a relevance of the job characteristic to a user characteristic and the job bid. The network interface may be configured to transmit a message related to the job to the user based, at least in part, on the aggregate job score. | 05-22-2014 |
Daniel W. Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090161016 | Run-Time Selection Of Video Algorithms - Most often a pleasing video scene includes a few objects of great interest shown in front of a relatively uninteresting background. These pleasing scenes can be displayed with greater clarity and realism when the most computing intensive filter algorithms are used for images or parts of images of greatest interest. Run-time selection of algorithms used in particular frames or regions of a frame optimizes the use of filter computation resources. | 06-25-2009 |
20110057940 | Processing Unit to Implement Video Instructions and Applications Thereof - Disclosed herein is a processing unit configured to process video data, and applications thereof. In an embodiment, the processing unit includes a buffer and an execution unit. The buffer is configured to store a data word, wherein the data word comprises a plurality of bytes of video data. The execution unit is configured to execute a single instruction to (i) shift bytes of video data contained in the data word to align a desired byte of video data and (ii) process the desired byte of the video data to provide processed video data. | 03-10-2011 |
20120102307 | METHOD AND APPARATUS INCLUDING ARCHITECTURE FOR PROTECTING SENSITIVE CODE AND DATA - A secure execution environment for execution of sensitive code and data including a secure asset management unit (SAMU) is described. The SAMU provides a secure execution environment to run sensitive code, for example, code associated with copy protection schemes established for content consumption. The SAMU architecture allows for hardware-based secure boot and memory protection and provides on-demand code execution for code provided by a host processor. The SAMU may boot from an encrypted and signed kernel code, and execute encrypted, signed code. The hardware-based security configuration facilitates preventing vertical or horizontal privilege violations. | 04-26-2012 |
20120102333 | METHOD AND APPARATUS FOR INCLUDING ARCHITECTURE FOR PROTECTING MULTI-USER SENSITIVE CODE AND DATA - A secure execution environment for execution of sensitive code and data including a secure asset management unit (SAMU) is described. The SAMU provides a secure execution environment to run multiple instances of separate program code or data code associated with copy protection schemes established for content consumption. The SAMU architecture allows for hardware-based secure boot and memory protection and provides on-demand code execution for multiple instances of separate program code or data provided by a host processor. The SAMU may boot from an encrypted and signed kernel code, and execute encrypted, signed code. The hardware-based security configuration facilitates the prevention of vertical or horizontal privilege violations. | 04-26-2012 |
20130166922 | METHOD AND SYSTEM FOR FRAME BUFFER PROTECTION - When content, such as premium video or audio, is decoded, the content is stored in protected memory segments. Read access to the protected memory segments from a component not in a frame buffer protected (FBP) mode is blocked by a memory controller. The memory controller also blocks components in the FBP mode from writing to unprotected memory segments. The content may be processed by a processing engine operating in the FBP mode and may only be written back to protected memory segments. The memory segment may later be marked as unprotected if the memory segment is no longer needed. If the content is encrypted in protected memory, the encrypting key associated with the memory segment may be removed. If the content is stored in the clear, the protected memory segments are scrubbed before releasing the segments for use as unprotected memory segments. | 06-27-2013 |
20140317316 | MINIMIZING LATENCY FROM PERIPHERAL DEVICES TO COMPUTE ENGINES - Methods, systems, and computer program products are provided for minimizing latency in a implementation where a peripheral device is used as a capture device and a compute device such as a GPU processes the captured data in a computing environment. In embodiments, a peripheral device and GPU are tightly integrated and communicate at a hardware/firmware level. Peripheral device firmware can determine and store compute instructions specifically for the GPU, in a command queue. The compute instructions in the command queue are understood and consumed by firmware of the GPU. The compute instructions include but are not limited to generating low latency visual feedback for presentation to a display screen, and detecting the presence of gestures to be converted to OS messages that can be utilized by any application. | 10-23-2014 |
Henry Wong, Cupertino, CA US
Ian Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20150043357 | Techniques for Radio Link Problem and Recovery Detection in a Wireless Communication System - A technique for radio link detection in a wireless communication system includes estimating a first error rate of an indicator channel. In this case, the indicator channel includes an indication of a number of symbols in a control channel. A second error rate of the control channel is also estimated. The first and second error rates are then combined to provide a performance metric. Based on the performance metric, a determination is made as to whether a radio link problem exists. | 02-12-2015 |
20150043359 | Techniques for Radio Link Problem and Recovery Detection in a Wireless Communication System - A technique for radio link detection in a wireless communication system includes estimating a first error rate of an indicator channel. In this case, the indicator channel includes an indication of a number of symbols in a control channel. A second error rate of the control channel is also estimated. The first and second error rates are then combined to provide a performance metric. Based on the performance metric, a determination is made as to whether a radio link problem exists. | 02-12-2015 |
Michael Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100118884 | Method for Resolving Mutex Contention in a Network System - A method of resolving mutex contention within a network interface unit which includes providing a plurality of memory access channels, and moving a thread via at least one of the plurality of memory access channels, the plurality of memory access channels allowing moving of the thread while avoiding mutex contention when moving the thread via the at least one of the plurality of memory access channels is disclosed. | 05-13-2010 |
20110110380 | Hiding System Latencies in a Throughput Networking Systems - A method for addressing system latency within a network system which includes providing a network interface and moving data within each of the plurality of memory access channels independently and in parallel to and from a memory system so that one or more of the plurality of memory access channels operate efficiently in the presence of arbitrary memory latencies across multiple requests is disclosed. The network interface includes a plurality of memory access channels. | 05-12-2011 |
Michael K. Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090080439 | SIMPLE, RELIABLE, CORRECTIONLESS COMMUNICATION MECHANISM - A server interconnect system includes a first server node operable to send and receive messages and a second server nodes operable to send and receive messages. The system further comprises a first interface unit in communication with the first server node and a second interface unit in communication with the second server node. The first interface unit has a first set of message send registers and a first set of message receive registers. Similarly, the second interface unit has a second set of message send registers and a second set of message receive registers. The server interconnect system also includes a communication switch that receives and routes a message from the first or second server nodes when either of the first or second registers indicates that a valid message is ready to be sent. A method implemented by the server interconnect system is also provided. | 03-26-2009 |
20090083392 | SIMPLE, EFFICIENT RDMA MECHANISM - A server interconnect system for sending data includes a first server node and a second server node. Each server node is operable to send and receive data. The interconnect system also includes a first and second interface unit. The first interface unit is in communication with the first server node and has one or more RDMA doorbell registers. Similarly, the second interface unit is in communication with the second server node and has one or more RDMA doorbell registers. The system also includes a communication switch that is operable to receive and route data from the first or second server nodes using a RDMA read and/or an RDMA write when either of the first or second RDMA doorbell registers indicates that data is ready to be sent or received. | 03-26-2009 |
20100080223 | EFFICIENT ACL LOOKUP ALGORITHMS - A rule management system and methods are disclosed. A rule management system includes a processor and an interface for receiving data comprising a plurality of data fields. The processor includes in a data structure nodes corresponding to combinations of first and second data field values. The data structure includes a node for each combination of first and second data field values for which there exists at least one rule and does not include at least one node corresponding to at least one combination of first and second data field values for which there does not exist a rule. The processor associates rules with each node of the data structure. A node and an associated set of rules for processing a data packet may be identified by determining first and second indices into the data structure that correspond to first and second data field values of the received data packet. | 04-01-2010 |
Raymond Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130145430 | ASSET STREAMING - A device streams assets to network-based storage in cooperation with servers administering the network-based storage. The servers manage and secure access to the stream of assets, on both an account level and an asset level, in accordance with asset metadata registered for the assets during streaming, and in accordance with account data associated with the assets being streamed and the device with which the assets are streamed. The servers operate to notify other authorized devices associated with the device that the assets are available to download, including initiating the download of assets automatically or in response to user input. | 06-06-2013 |
Raymond Wai-Keung Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130332526 | CREATING AND SHARING IMAGE STREAMS - Some embodiments provide tools that allow a user to share content on one device with multiple other users using different devices. The content sharing tools allow the user to (1) create a shared stream that represents a set of shared content and (2) invite one or more recipients to subscribe to the shared stream. When a recipient subscribes to the shared stream, the set of content is streamed across one or more of his or her devices. In some embodiments, a control server facilitates the sharing of content by managing control data associated with different shared streams. | 12-12-2013 |
20150347444 | CLOUD LIBRARY DE-DUPLICATION - Disclosed herein are systems, methods, and non-transitory computer-readable storage media identifying duplicate media items that occur during a batch upload process from a client device to the cloud media library and performing media de-duplication and re-mapping of duplicate media items. | 12-03-2015 |
San Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090019304 | METHOD AND APPARATUS FOR HARDWARE TIMING OPTIMIZER - A method for optimizing signal operating parameters for a signal sent over a data transmission channel through a programmable logic device (PLD) is provided. A transmit test pattern is generated and is associated with a set of signal operating parameters for the transmission and receiving of the test pattern over a data transmission channel. The data transmission channel loops from a transmit port to a receive port of the PLD. A determination of whether the received test pattern matches the transmit test pattern is performed. The match results and the set of signal operating parameters are recorded. At least one of the signal operating parameters of the set of signal operating parameters is modified through a processor of the PLD. Another transmit pattern is transmitted and received according to the modified set of signal operating parameters and the results are recorded. Methods for optimizing data transfer into a PLD and corresponding apparatuses are included. | 01-15-2009 |
20120239338 | EMPIRICAL PREDICTION OF SIMULTANEOUS SWITCHING NOISE - In an example embodiment, the system obtains the mutual inductance (e.g., M | 09-20-2012 |
Stanley Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100325588 | SYSTEMS AND METHODS FOR PROVIDING A VISUALIZER FOR RULES OF AN APPLICATION FIREWALL - The present invention is directed towards systems and methods for generating a representation a plurality of learned rules from a learning engine of an application firewall. The representation may be generated based on a history of URL communications with a web server. A learning engine of an application firewall may determine a plurality of learned rules based on a history of URL communications with a web server. Each of the plurality of learned rules mat be assigned a URL string. A visualizer can categorize a subset of the plurality of learned rules under a first check type of a plurality of check types. The visualizer may further generate a tree representation of URL strings of the subset of learned rules. Each node of the tree corresponds to a segment of the URL strings identified based on a delimiter for the URL strings. | 12-23-2010 |
Ting-Wah Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20110309421 | ONE-TIME PROGRAMMABLE MEMORY AND METHOD FOR MAKING THE SAME - A one time programmable nonvolatile memory formed from metal-insulator-semiconductor cells. The cells are at the crosspoints of conductive gate lines and intersecting doped semiconductor lines formed in a semiconductor substrate. | 12-22-2011 |
20130161761 | ONE-TIME PROGRAMMABLE MEMORY AND METHOD FOR MAKING THE SAME - A one time programmable nonvolatile memory formed from metal-insulator-semiconductor cells. The cells are at the crosspoints of conductive gate lines and intersecting doped semiconductor lines formed in a semiconductor substrate. | 06-27-2013 |
Wai-Man Wong, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090219145 | INTEGRATED BUILDING DEVICE MONITORING NETWORK - An electrical device for installation within a building is described. Accordingly, the device may comprise a mounting arrangement configured to mount the device within the building. A location module is provided to monitor a location of the device within the building and a power monitor is provided to monitor power consumption of an electrical appliance connectable to the device. The device further includes a communication module configured to interface the electrical device to a communications network and to communicate the location and the power consumption via the communications network. In an example embodiment, the communications network is connectable to a system controller that is operable to communicate with a plurality of the electrical devices to control operation of the electrical devices. The device and the system controller may form part of a building management system. | 09-03-2009 |